


5 x 7 Dot Character Chip In Glass VFD

DN2029DB

- 2 Lines of 20 Characters
- 9mm High 5 x 7 Dot Matrix Font
- Chip In Glass Driver IC
- High Brightness Blue Green Display
- Low Pinout Count
- Wide Operating Temperature

This VF glass includes a 48 bit and a 96 bit serial shift register, latched drivers which connects to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.



PIN OUT


Pin	Sig	Pin	Sig
1	F1	13	VDD 1
2	F1	14	SOUT
3	F1	15	LAT
4	NC	16	BLK
5	NC	17	CLK
6	NC	18	Vss
7	GCLK	19	Vss
8	GBLK	20	VDD2
9	GLAT	23	F2
10	GSIN	24	F2
11	GSOUT	25	F2
12	SIN		

Dimensions in mm
See full spec for tolerances

ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	V _{DD1}	4.5	5.0	5.5	V	V _{SS} =0V
Logic Current	I _{DD1}	-	0.8	1.5	mA	V _{DD1} =5V
Filament Voltage	E _f	6.4	7.1	7.8	Vac	V _{DD2} =0V
Filament Current	I _f	203.0	225.0	248.0	mAac	V _{DD2} =0V
Display Voltage	V _{DD2}	30.0	40.0	43.0	V	V _{SS} =0V
Display Current	I _{DD2}	-	25.0	40.0	mA	V _{DD2} =40V
Filament Bias	E _k	6.0	7.0	8.0	V	V _{SS} =0V
Logic High Input	V _{IH}	V _{DD1} × 0.8	-	V _{DD1}	V	V _{SS} =0V
Logic Low Input	V _{IL}	V _{SS}	-	V _{DD1} × 0.2	V	V _{SS} =0V
Logic High Input	I _{IH}	-	-	0.1	μA	V _{DD1} =5V
Logic Low Input	I _{IL}	-250	-70	-35	μA	V _{DD1} =5V

INTERFACE EXAMPLE



ENVIRONMENTAL and OPTICAL SPECIFICATION

Parameter	Value
Character Size/Pitch (XxY mm)	5.25 x 9.0/8.0 X 10.5
Dot Size/Pitch (XxY mm)	0.85 x 1.05/1.10 x 1.33
Luminance	700 cd/m ² Typ
Colour of Illumination	Blue-Green (505nm)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- Optical filters can provide additional colours.
- The 20R resistor at the V_{DD2} input is required to prevent current surge during switching.
- If scanning of the display stops with V_{DD2} applied, the BLK input must be set high to prevent damage to the display

SHIFT REGISTER ASSIGNMENT


Electrode	GSIN Bit No:
Grid G1-G20	48-9
Not Connected	1-8

Electrode	SIN Bit No:
Dot A1-A35	1-38
Dot B1-B35	41-78
Not Connected	39-40, 79-96


INTERFACE TIMING

Parameter	Time
CLK Cycle	500ns min
CLK High	200ns min
CLK Low	200ns min
SIN Setup	40ns min
SIN Hold	30ns min
LAT High	300ns min
CLK then LAT	250ns min
BLK Hold	10μs min

MULTIPLEX TIMING



POWER SEQUENCE



CONTACT

Noritake Sales Office Tel Nos
 Nagoya Japan: +81 (0)52-561-9867
 Canada: +1-416-291-2946
 Chicago USA: +1-847-439-9020
 Munchen (D): +49 (0)89-3214-290
 Itron UK: +44 (0)1493 601144
 Rest Europe: +49 (0)61-0520-9220
 www.noritake-itron.com
 Subject to change without notice.
 Doc Ref: 10499 Iss:1 6Nov07